harmonics pollution is one of the most important problems in power networks. These harmonics are increased because of the nonlinear loads connection to the power networks. Input rectifier of electronic devices is important and used widely in nonlinear loads. These harmonics cause some problems such as heating transformers, increasing parallel capacitors current, deterioration of the voltage waveform and etc [1] . To solve the above mentioned problems, the power factor correction (PFC) converters are used in the input of rectifiers. Therefore, the conduction losses are increased in comparison with conventional rectifier because; in the PFC converters a boost converter is used after the input rectifier [2] . In this literature, various methods for reducing conduction losses such as bridgeless PFC converters, single-stage PFC converters are presented [3] - [4] . The advantage of using bridgeless PFC in converters is the application of these converters in the devices that requires a dc link. For further increasing of the efficiency, soft switching techniques such as zero current transition (ZCT), zero voltage transition(ZVT) and zero current zero voltage transition (ZCZVT) are used [5] - [6] . So by reducing conduction losses due to the using bridgeless PFC in converter and reduce switching losses due to the using soft switching techniques, it is possible to achieve maximum efficiency [7] . To reduce the size and weight of converter, the switching frequency must be increased, so the use of the MOSFET switches are inevitable. Because of the turn on MOSFET capacitive losses problem, ZV soft switching techniques are used. The ZVT bridgeless PFC converters that were presented in previously published papers have some problems. In [8] , the auxiliary switch turning off is hard. A floating gate driver is needed for the auxiliary switch in [9] . The voltage and current stresses on auxiliary circuit are high in [10] . In [11] C s1 is used to provide ZVS condition for turning off S 1 instantly. It causes increasing the conduction losses.
In this paper a new ZVT bridgeless PFC converter is proposed to solve mentioned problems. In comparison with [11] the using of C b1 and C b2 in the proposed converter causes that this energy discharge completely into the output and thus the effective switch current and conduction losses are decreased. Furthermore the complexity of driver is reduced because it does not need to float gate driver. The voltage stresses in the auxiliary circuit are low. In the next section, the proposed converter is introduced and theoretical analysis is presented. Section III presents design considerations and controller block diagram of the converter. The section IV presents the simulation of proposed converter by designed elements in section III. These results are compared with theoretical analysis and the accuracy of the theoretical analysis is examined.
II. PROPOSING PFC CONVERTER AND THEORETICAL DESCRIPTION
The proposed bridgeless PFC converter is shown in Fig. 1 . The auxiliary circuit elements of proposed converter are shown in the dotted box. The other elements include a bridgeless PFC converter which consists of the two boost converter for two half line cycle. The auxiliary circuit provides soft switching condition for all of the semiconductor elements. The operation of proposed converter in both half line cycles is similar. Therefore, the proposed converter is analyzed in one switching cycle in positive half line. Assuming the proposed converter operates in steady state and continuous conduction mode (CCM). Also the input current and output voltage ripple in a switching cycle is ignored. Thus input inductor and output capacitor considered as ideal DC current and voltage source respectively in a switching cycle. Also for theoretical analysis all of the elements considered as ideal. The converter in a switching cycle has eight modes. Before the first mode all semiconductor elements except D 1 and body diode of S 2 are off. So the converter operation is like transmitting energy to the output in the conventional boost converter. Also initial voltage of capacitors C s1 and C b2 are Vo and initial voltage of capacitor C b1 is zero. (Fig. 3(a) ):
This mode starts with turning on S a under zero current switching (ZCS) condition. When S a is turned on a resonance occurs between C r and L r . At the end of this mode, the resonant current (I Lr ) will increased to reaches the input current (I in ). Therefore in this time the D 1 current reaches zero and it turns off under ZVZCS condition. The resonant inductor current I Lr and resonant capacitor voltage V cr are presented as following:
Where V Cr0 is initial capacitor voltage before the first mode and = .
Mode 2 [t1<t<t2](Fig. 3(b)):
In this mode C s1 and C b2 begin to discharge in the auxiliary circuit. The I Lr continues to increase. When C s1 and C b2 are fully discharged, this mode is finished. Equations in this mode thus presented:
, I Lr1 =I Lr (t 1 ) and
Mode 3 [t2<t<t3] (Fig. 3(c) ):
This mode is started by turning on D 4 and body diode of S 1 . Therefore S 1 can be turned on under zero voltage zero current switching (ZVZCS) condition. Thus inductor current decreases until it reaches I in . Equations in this mode are presented:
, I Lr2 =I Lr (t 2 ) and V Cr2 =V Cr (t 2 )
Mode 4 [t3<t<t4] (Fig. 3(d) ):
Decreasing of the L r current continues until it reaches I in . Therefore in this mode I in -I Lr flow through S 1 . This mode last until L r current reaches zero value. Equations in this mode are presented as following:
. sin( . ) (6) Where = .
, I Lr3 =I Lr (t 3 ) and V Cr3 =V Cr (t 3 )
Mode 5 [t4<t<t5] (Fig. 3(e) ):
In this mode I Lr is reversed and the body diode of S a is turned on. Therefore S a can be turned off at ZVZCS condition. In this mode D 4 , D 5 are turned off and C b1 , C b2 starts to charge to reach the output voltage to (V o ). When it reaches V o , D 2 is turned on and clamp the voltage at V o . This mode is finished by discharging of the L r completely. In this mode the following equations are obtained:
, I Lr4 =I Lr (t 4 ), V Cr4 =V Cr (t 4 )
Mode 6 [t5<t<t6] (Fig. 3(f)):
In this mode S 1 current is equal to I in , and converter operates like a conventional boost converter. The input inductor (L in ) is charged linearly. The duration of this mode is determined by the controller.
Mode 7 [t6<t<t7] (Fig. 3(g)):
This mode is started by turning off S 1 under zero voltage switching (ZVS) condition. In this time, C s1 and C b1 are charged and discharged respectively and transmit energy through the D 2 at the output. This mode is finished by reaching V cs1 at the output voltage and C b1 completely discharging. In this mode V cs1 is:
Where

= +
Mode 8: [t7<t<t8] (Fig. 3(h)):
D 2 is turned off and D 1 is turned on when C b1 is completely discharged, this mode is like power transfer to the output in the conventional boost converter. This mode last until next switching cycle.
III. DESIGN CONSIDERATIONS
The design considerations are presented in four sections and are given as following:
1-Auxiliary circuit elements ( Lr, Cr):.
Resonant inductor must be large enough to reduce di/dt of the switch and diode. In the other hand, if the value is selected too high, the conduction losses are increased. So the above requirements must be considered to select resonant inductor. 
2-Selection of switches:
The peak voltage on the all switches is equal to:
Also the peak current that through on the switches is presented as the following: I s1,2 max = I in max +∆I Lin /2 (13)
Where =
3-Selection of diodes:
The peak voltage and current of diodes are presented as the following:
I D1,D3 max = I in max (16)
4-Control circuit:
The controller of proposed PFC rectifier is similar to conventional PFC rectifier except two monostable and one XOR gate. These elements can be added to any conventional controller to provide auxiliary switch gate signal. The block diagram of controller is shown in Fig. 4 . For simplicity, the peak current control is used. Based on previous section the proposed converter is designed for V in = 310 v rms , V o = 380 v dc , P o = 200 W and F switching = 100 kHz. According to the design considerations, the circuit element values are Lr= 5 μH, C r = 22.5 nF, C b1 =C b2 = 3.5 nF, Lin= 500 μH, C o = 1000 μF. In this section, the converter is simulated by Power Simulator (PSIM) software. Fig. 5(a) shows the input current and voltage simultaneously. This shows that the input current and voltage are in phase and the average of input current is sinusoidal. The harmonics of input current is shown in Fig. 5(b) . It can be seen from this figure that this converter can easily satisfy the IEC-61000-3-2 electromagnetic compatibility standard. Fig. 6(a) and (b) show the current and voltage waveforms of the main switch (S 1 ) and main diode (D 1 ) respectively. Fig. 6(a) shows the main switch is turned on under ZVZC condition and turned off under ZV condition. The main diode turns off under ZVZC condition and turns on under ZV condition as it is shown in Fig. 6(b) . All 
V. CONCLUSIONS
In this paper a bridgeless ZVT PFC converter proposed and analyzed. In comparison to other soft switching PFC converters, the proposed PFC converter has advantages such as using fewer elements, providing soft switching conditions for all switches. Furthermore conduction losses in this converter are low, due to completely discharge of the C b1 capacitor in the output and using bridgeless topology. Also due to providing soft switching condition for all semiconductor elements, the switching losses are reduced. The proposed converter is analyzed. The simulation results confirm the theoretical analysis. The design procedure with a design example was presented. The simulation shows 2% improvement in comparison with conventional one. Also the input current is sinusoidal and the power factor is near unity. 
